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On Optimization of Optical Packet Switches 
with Reconfiguration Overhead 
Bin Wu, Student Member, IEEE, and Kwan L. Yeung, Senior Member, IEEE 
Abstruf-Optical packet switching is one of the most 
promising technologies for carrying IP traftic over WDM optical 
networks. For optical packet switch (OPS) design, due to the 
reconfiguration overhead in the switch fabric, packet delay and 
speedup are two key factors to be considered. Existing scheduling 
algorithms, DOUBLE [A] and ADAPTIVE [5] ,  make effective 
tradmff between these two factors. In this paper, we show that the 
performance of both DOUBLE and ADAPTIVE, as well as their 
underlying OPS switch architecture, can be further optimized. 
Our proposed solutions are shown to effectively reduce both 
speedup and packet delay at the same time without incurring any 
extra cost. 
Index Tmms-Qptical packet switch (OR), performance 
guaranteed scheduling, reconfiguration overhead, speedup. 
I. INTRODUCTION 
Optical packet switching has been widely recognized as one 
of the most promising technologies for future optical Inbrner. 
At the same time, recent progress on optical switching 
technologies, such as MEMS mirror [ 11, thermal bubble [2] and 
waveguide [3], provide a solid groundwork for optical packet 
switch (OPS) implementation, whereas WDM (wavelength 
division multiplexing) offers an excellent transmission 
platform for carrying Ip traffic. Consequently, OPS, the 
technology that can bring about many advantages, attracts more 
intensive attentions than ever. 
However, one major implementation hurdle of OPS is the 
reconfiguration overhead. That is. OPS needs relatively large 
time penod to change its crossconnection state. Two factors 
are mainly responsible for th~s remit. First, OPS needs much 
longer time to set up the physical state for new connections 
compared with its electronic counterpart. Generally, the time 
spent on physical state setup can range from lOns to several 
milliseconds depending on the optical switching technology 
adopted [4]. Second, system resynchronization also introduces 
considerable overhead. Since OPS usually makes use of 
passive crossbar switch fabric (which does not process signals), 
the transmitter 'and receiver devices must be resynchronized 
every time the switch fabric is reconfigured. FurthermoE, the 
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central scheduler has to synchronize all the ports as well as the 
crossbar, so that they can switch at the same time. Due to the 
latent miations in signal arriving times, the clock and its phase 
have to be aligned, and extra clock margins have to be 
considered in order to avoid data loss. All the above operations 
need time to be completed before switching, collectively 
resulting in a large switch reconfiguration overhead. 
Consequentlyl four penalties appear in OPS: 1) incoming 
packets have to be buffered in either optical or electrical 
domain. waiting for the switch reconfiguration: 2) traffic is 
inevitably delayed; 3) scheduling algorithm is necessary; and 4) 
an internal speedup is required in order to achwe performance 
guaranteed switching (i.e. 100% throughput with bounded 
packet delay). Thus, how to reduce the internal speedup and the 
packet delay is the main concern. 
Unfortunately, speedup and packet delay interact with each 
other in such a way that one goes down and fie other one goes 
up [ 5 ] .  Intuitively, minimizing the number of switch 
configurations required can minimize the packet delay, because 
each reconfiguration is associated with an overhead. However, 
this idea makes the scheduling algorithm to generate many 
empty slots, causing scheduling inefficiency and resulting in a 
large speedup requirement I4-61. Therefore, some efficient 
algorithms, namely DOUBLE [4] and ADAPTIVE [5] ,  are 
recently proposed to trade speedup for packet delay or vice 
versa. 
In this paper, we aim at optimizing the design of DOUBLE 
[4] and ADAPTIVE IS], as well as their underlying OPS switch 
architecture. Our work i s  shown to improve almost all the 
aspects of the two existing algorithms. It reduces speedup, 
packet delay and the scheduling algorithms' computational 
complexity at the same time without incurring any extra cost. 
The remaining part of t h ~ s  paper is organized as follows. In 
Section 11: we review the existing OPS switch architecture 
14-71. In Section 111, we briefly summarize the two existing 
scheduling algorithms, DOUBLE and ADAPTIW. Then 
Sections IV and V optimize these two algorithms and their 
underlying OPS switch architecture respectively. Finally the 
paper is concluded in Section VI. 
11. EXISTING OPS SWITCH ARCHITECTURE 
The existing OPS switch architecture consists of the OPS 
switch fabric (Fig. 1) and the corresponding scheduling 
procedure/pipeline (Fig. 2). Incoming packets are periodically 
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Fig. 1. h A 7 X N  unicast QPS switch fabric. 
accumulated and TSA (time slot assignment) method is applied 
to determine a set of A5 configurations to deliver the collected 
packets. The scheduIing procedudpipeline in Fig. 2 is divided 
into four stages. In Stage 1, incoming packets are accumulated 
in the input VOQ buffers over Ttime slots to construct the NxN 
traffic matris C ( 0 .  Its ently cy denotes the number of packets 
received at input i and destined to outputj. The switch fabric 
takes H time slots in Stage 2 to genemte Ns configurations 
4, ...,  PA^ to cover C(T).' Assume that the switch is a unicast 
crossbar. Rows and columns of P,,. n E { 1, . .., Ns} represent 
input and output ports of the switch respectively. The NxN 
matrk P, has at most a single "1" in each line (row or column), 
indicating connection of the two corresponding ports. Other 
entries are alI zeros. P,, is called a perfect matching if it has N 
"1" elements. Then in Stage 3 the switch is reconfigured 
according to these Ns configurations. We assume that each 
switch reconfiguration needs 6 (regular) time slots, during 
which no packet can be transmitted across the switch. An 
overall internal speedup S is applied to ensure that tlus stage 
occupies only T time slots. After the speedup is applied, the unit 
slot time for packet transmission in Stage 3 is compressed 
shortened by the speedup, and each P,, holds for dn 
compressed slots for packet tmnsmission. Finally in Stage 4 
packets are sent onto output lines from output OQ buffers. 
From the tagged packet in Fig. 2, we can see that the packet 
delay is bounded to 2T+Htime slots. Assume PGNS and alI the 
line sums of C(T) are not larger than T. Since SNs (regular) time 
slats must be used to reconfigure the switch for Ns times and 
thus only T-6Ns slots left for transmitting C(T) in Stage 3, a 
speedup factor Sr~, ,=TI(T-GNS)  is necessq to compensate 
solely for 6. At the same time, the scheduling algorithm may 
produce some empty slots. Thus another speedup factor Sschedde 
is required to compensate for the inefficient scheduling. The 
overall speedup S is then given by [4-51 
Letp"),, and co represent the  element ( i j )  of P, and C(T) respectively. An 
NxNtraffic matrix C(T) is covered by a set of switch configurations P!, . . ., PNs, 
each weighted b y a  non-negative integer 41, ..., #M, if and only i f x N s e l  9, 
p'"'&c, j - foranyi jE{l ,  ..., N i .  
/ /- Traffic sending period 
I 
_ _ * - - -  - - - _ _  
I 1 I 
1 Time 
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Fig. 2. Four-stage optical packet switch scheduling pipeline. 
111. DOUBLE AND ADAPTIVE ALGOMTHhJS 
DOUBLE and ADAPTIVE are cuncise(v summarized in this 
Divide the traffic matrix C(T) into a coarse matrix A and a 
section. Details can be found in [MI.  
fine matris R as follows: 
where aj  denotes the element (ij) of A. Ns represents the 
number of configurations required to cover C(T) and is in the 
range of N2-2N+2>N?N.* Because the maximum line sum of 
C( 2) is assumed to be not more than T, the maximum line sum 
of A is at most Ns-N. Thus the corresponding bipartite 
multigraph of A can be edge-colored in N,-N colors t7-91. 
These Ns-N colors can be mapped back to form Ns-N 
corresponding switch configurations P,,, n E { 1, . . . , NS-N to 
cover A. The fine matrix R does not need to be explicitly 
computed because all its elements are guaranteed to be less than 
T/(Ns-N). Therefore any Nconfigurations (from PNsN+I to PNs) 
that collectively represent every entry of C(T) and each 
weighted by T/(Ns-N), can be used to cover the fine matrix R. 
Consequently, C(T) can be covered by (Ns-N>+V=.% switch 
configurations, each equally weighted by #n=T/(N~-iV). It 
means that the algorithm uses Nsx d,=Ns"T/(N~-N) 
compressed slots to transmit (at most) T packets for each input 
port. As a result, Sscbdule in (1) is given by 
DOUBLE I41 is a special case of our above discussion It 
uses NFZN configurations to cover C( T )  (N confgurations to 
cuver the coarse matrix A and the other N configurations to 
cover the fine matrix R), each weighted by @,=TIN. It achieves 
Sschehle=2. ADAPTIVE [5] considers more general cases. 
Based on (1) and (3), it finds out the best Ars value to minimize 
the overall speedup S in (l), where 
2N- TN 2 -2AWZ stands for EXACT algorithm [4, 101 and N s N  stands for 
MIN [4] and $-SCALE [6] algorithms. 
If T / ( N c m  is not an integer, use its ceiling integer as the substitute. 
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Iv. OPTIMIZ.4TlON ON OPS SCHEDULING ALGORITHMS 
The performance of both DOWBLE [4] and ADAPTIVE IS] 
can be optimized. While sharing the same basic idea, the 
mechanisms discussed below apply to both algorithms with 
only minor modifications. For simplicity, we only take 
DOUBLE (which is the simpler case, i.e. iVe2N) as the 
example for discussion. Then we give the corresponding results 
for ADAPTIVE at the end of this section. 
-4. Optimization on DOUBLE 
We start from the following Lemma 1, which is basically the 
same as Lemma 2 in [7] (pp. 1159) and a proof can be found 
there. 
Lenima I :  Any N W  matrix M with maximum line sum Ls 
can be covered by using LS configuration matrices. 
InDOUBLE, there are only two possible cases for the come 
matrix A: 1) all of its lines sum to an integer less than N ;  2) 
Fig. 3. An example of DOUBLE and its optimized counterpart. some of its lines sum to A’. In case 1): all of the line sums of A 
are at most N- 1. Thus, A can be covered by N- I configurations 
according to Lemma 1; In case 2). some of the line sums of A 
equal to N .  As a result, the corresponding lines of C(T) do not 
have residues in thefine mafrix R because the maximum line 
sum of C(T) is T (refer to formula (2) and note that N ~ 2 N f o r  
DOUBLE). So, in the fine matrix R, the corresponding rows or 
columns should be all zeros. We can refer to Fig. 3 for an 
example. In Fig. 3. T=16 and N=3. For the example execution 
of DOUT3LE, the corresponding A and R matrices are 
4 0 0 0  0 0 0 0  
A = /  0 2 0 1  ‘1, R - 1  0 0 3 1  ’1,
0 1 0 2  0 0 3 1  
We can see that the first MW, the first and the second columns 
of R are all zeros. This is because the corresponding lines in A 
sum to “4. Since the coarse matrix A is multiplied by an 
integer TIN=4 in C(T)’s decomposition and the maximum line 
s u m  of C(ZJ is T=16. there are no residues in these 
corresponding lines of R. However. in the fine part schedule of 
DOUBLE, N configurations (that collectively represent every 
enfry of an NxNmatrix) are used to cover the fine matrix R. For 
the above example, an all-1 matrix (equals to the sum of the N 
perfect matching &P8) weighted by TI”4 is used to cover R. 
Obviously, for those lines of A whose line sums equal to N. 
slots are worthlessly wasted by DOUBLE’S fine part schedule. 
In fact, we can make use of these wasted slots to reduce Ns. 
Lemlna 2: The maximum number of configurations (Ns) 
required in DOUBLE can be reduced by one (Le. N F ~ N -  1) by 
malung use of the wasted slots in the fme part schedule. 
Proox If the maximum line sum of A is less than .V, then A 
can be covered by at most N-1 configurations. Otherwise if 
some lines in A sum to N, the corresponding lines in the fine 
matrix R should be all zeros. and the corresponding slots are 
wasted by DOUBLE’S fine part schedule. To counteract this, 
we can “sluft” some traffic from A ta R before scheduling is 
carried out. This can be acheved by reducing any one of the 
positive elements in each of those lines ofA (with sum to N) by 
1, malung the maximum line sum of the new coarse matrix to 
N- 1 instead of N. This treatment will not cause any problem in 
terms of covering C(T), because all the weights of the 2N 
configurations in DOUBLE are equally set to &,=TIN and the 
deducted values in A can be compensated by the fine part 
schedule (by making use of the wasted slots, where the fine par& 
schedule keeps the same as DOUBLE). Thus, according to 
Lemma 1, the new coarse matrix (A after deduction) can be 
covered by N-1 configurations. Talung the other N 
configurations to cover R into consideration, C(T, as a whole 
can be covered by Ns(lV- 1)+N=2N- 1 configurations with each 
weighted by TIN. 
# 
Lemma 3: Sschedde (the speedup factor to compensate for the 
scheduling inefficiency) is reduced to 2-1/N under the new 
method, resulting in a reduced overall speedup of 
(2-;)T 
S =  
T - ( 2 N  - 1)6 . 
Proox As a consequence of Lemma 2, the resulting schedule 
consists of N s 2 N -  1 configurations with each weighted by TtN 
under the new method. Thus, the OPS svvitch transmits T 
packets for each input port in (21V-l)x(T/iV) compressed slots. 
0-7803-8924-7/05/%20.00 (c)ZOOS IEEE. 219 
Consequently, S,c,,,=(2~V-1)x(T/A~lT=2-l/h! According to 
(I), the overall speedup S is reduced to 
# 
Lenrriia I: The computational complexity of the algorithm is 
reduced from O(AJ210giv) to U(hJ(h'-l)logiV). 
Proof Generally, tlie..edge-coloring algorithm has a time 
complexity of O(Elog13 [8], where E is the number of edges 
and F is the number of vertices in the bipartite multigraph. For 
DOUBLE, E=O(N') and V=O(N). For the new method 
E=O(N(iV- 1)) and li=O(N), Consequentlyy, the computatiod 
compksip of the algorithm is reduced from O(NzlogN) to 
# 
Theorem I :  The optimized DOUBLE algorithm can cover 
C(T) using Ns2hT-1 configurations, each weighted by T/N? 
with SschchIe=2- 11N. The computational complexity of the 
optimized algorithm is also reduced to O(N(N- 1)logN). 
Usually, reducing Ns means that the packet delay 2T+H can 
also be reduced. At the same time, making the algorithm 
execution simpler is helpful for achieving a smaller H .  
U(N(A- 1)logN). 
B. Optimization on ADAPTIIEE 
Following the same argument as above, ADAPTIVE [5]  can 
also be optimized. The detailed derivations are omitted and the 
result is given below. 
Theorem 2: The optimized ADAFTIVE algorithm can cover 
C(T) using lmJ-1 configurations (where A is defined in (4)): 
each weighted by rT/(LM+N)1 . The following overall 
intemal speedup is sufficient to schedule C(T) in Ttime slots: 
v. OPnhlIZATION ON OPS SWITCH ARCHITECTURE 
From our previous discussion in Section 111, we know that 
the N configurations (perfect matchings) used to cover the fine 
matrix R can be chosen freely as long as they can cover ever). 
em of an NxN matrix. Th~s is true for both DOUBLE and 
ADAPTIVE. In fact. these N perfect matchings do not need to 
be explicitly computed. That is. they can be predetermined 
ofline. This situation further implies that, in Fig. 2, the OPS 
switch fabric does not need to wait the whole H time slots for 
algorithm execution before it enters Stage 3. If we can arrange 
these hi predetermined perfect matchings to be configured at 
the beginning of Stage 3, then switching (Stage 3) and 
algorithm execution (Stage 2) can work in paraIlel and thus 
time can be saved. (Note that Fig. 2 only shows that Stages 2&3 
work in series.) Consequently, for DOUBLE 141 and 
ADAPTIVE [ 5 ] ,  these two stages can partially overlap to 
reduce the totaI packet delay. The key point is that. Xout of the 
I 
L -  
I '  
I 
(trafic accumulation time excluded) -
I 
1 ' f m  algorithm execution _I I  
I I 
I I Npredetermined - I ~ ~ + r  coarsepart 
configurations _I 
I 
I 
I 
r -  
Packet transmission suspends, waiting for algorithm execution 
Fig. 4. ?he time overlap between algorithm execution (Stage 2) and 
traffic sending (Stage 3) for ff>TN/fis. In this case. traffic sending 
suspends after the N predetermined configurations complete, waiting for 
the scheduling algorithm to compute the remaining N3-N coarse part 
configurations. 
Ns configurations can be predetennined for transmitting at the 
beginning of Stage 3, so that even if the scheduler is still 
calculating for the other Ns-N configurations, packet 
transmission at the beginning of Stage 3 can be carried out in 
parallel. 
Since the time duration of Stage 3 (in Fig. 2) is T and it 
consists of Ns times of reconfigurations, the N predetermined 
perfect matchings will last for TN/X,  (regular) time slots. Let D 
and To represent the total packet delay and the time overlap 
between Stages 2&3. We have 
D=T(tr@c accumufution)+H(algorithm execution) 
algorithm execution and traflc sending) 
+T(truflc sending)- To(time overlap between 
r 
where 
(7) 
Equation (7) indicates that if we use a scheduler fast enough for 
OPS switch implementation, such that H5TN/Nr,, then the 
packet delay D can be as small as 2T time slots. 
Fig. 4 shows the time overlap between algorithm execution 
and uaff~c sending periods. in which the N predetennined 
perfect matchings are actzrallwv arranged at the beginning of 
Stage 2. That is, the OPS switch will use these N perfect 
matchings in parallel with algorithm execution as soon as it 
finishes traffic accumulation (Stage l).4 For fDTN/N$, because 
the algorithm's running time is relatively long, the Ns-N coarse 
part configurations are not yet available right after the first N 
predetermined configurations complete. So, the packet 
transmission suspends until the algorithm execution is finished 
and the remaining Ns-N configumtions are generated. This 
procedure is dlfEerent from what is shown in Fig. 2, but it does 
not affect the conclusion that the accumulated traffic can be 
scheduled and transmitted in T+[H-TN/NS]+ time slots. 
Without loss of generality, we assume H>ThVNs (the worst 
In fact, this is the simplest way to implement our pipeline idea Note that in 
the new architecture, the definition of Stage 3 (traffic sending) is different from 
that in Fig. 2, whereas other stages are the same. 
Fig. 5. Illustration of &rh&lc for A7530 
case) in our subsequent discussion. For simplicity, we still use 
(3) to calculate Sschdde although it has already been optimized 
in Section IV. 
From (3) we have 
(8) -- N - Sschedule - 1  
A‘, s5chedde 
From (7) and (8): we get 
D = 2 T +  H - - T  + = ~ S c - + l T + H .  (9) [ : I Ssck:dule 
The above equation (9) shows the relationship between Ssckddc 
and D under the optimized OPS switch architecture. It is 
important to note that (7) and (9) are still subject to the 
constraint P S N S ,  as discussed in Section 11. Our optimization 
on the OPS switch architecture makes use of the time overlap 
between Stages 2&3 (in Fig. 2), but this does not change the 
constraint, which indicates that T must be large enough to 
accommodate all the hi, configurations. 
If we take DOUBLE 141 as an example, from (9) we can see 
that the packet delay is reduced to D=1.5T+H because 
SScheh1,=2. If we assume H=T for this case, we can see that the 
new OPS switch architecture cuts down the packet delay by 
Generally, because &he&> 1 (except EXACT algorithm [4, 
101 wluch uses N F N ~ - ~ N + ~  configurations to aclueve 
SZhehle=l), the packet delay formulated in (9) is always less 
than that of the architecture shown in Figs. 1&2 (which is 
2T+H). Obviously, this is because our proposed architecture 
makes use of the time overlap between algorithm execution and 
traffic sending. For general cases, the amount of time saved 
depends on the particular situation. To make this point clearer, 
Ssc~d,,le in (3) is plotted in Fig. 5. From the figure, we can see 
that a larger Sschsdule corresponds to a smaller Ns, According to 
our previous discussion, a smaller Ns means that a greater 
portion of the T (regular) slots in Stage 3 of Fig. 2 (the old 
architecture) is occupied by the N predetermined perfect 
matchings. (Formula (8) also reflects the ratio.) This further 
indicates that the overlapped time period in Fig. 4 is longer and 
thus the new architecture can provide a greater saving in packet 
deiay. On the contrary. a smaller Sschzdde corresponds to a larger 
NS and less saving. 
Finally, it is necessary to point out that our optirmzation on 
[ (2 ?“+If)-( 1.5 T+H)]/(ZT+H)=O. 5 T/( 2 T+H) =16.67%. 
OPS switch architecture is for DOUBLE [4] and ADAPTIVE 
[ 5 ] .  It is infeasible for other algorithm such as MIN [41, 
a’-SCALE 161 and EXACT [4][ 101. 
V1. CONCLUSIOX 
Optical packet switches (OPS) bring about scalability, high 
line rate, huge capacity and low power consumption features to 
communication networks on an economical base. It is vely 
attractive for c q i n g  IP traffic over WDM optical networks. 
Due to the inherent reconfiguration overhead in OPS 
switches, speedup and packet delay are two key issues in terms 
of OPS implementation. Existing scheduling algorithms 
(DOUBLE [4] and ADAPTIVE [ 5 ] )  make effective tradeoff 
between these two factors. In this paper, we optimized these 
hvo algoritluns to use less switch configurations and lower 
speedup for performance guaranteed switching. The resulting 
algorithms’ computational complexity and the packet delay are 
dso reduced. Based on the characteristics of these two 
algorithms, we also modified the existing OPS switch 
architecture. The new switch architecture was shown to reduce 
the packet delay significantly. In addition, all the above 
performance gains are achieved without incurring any extra 
cost. 
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